1 |
// Copyright ECHO AUDIO |
---|
2 |
// |
---|
3 |
// defines for Fireworks flash |
---|
4 |
// Using bottom boot Intel TE28F160C3 flash part |
---|
5 |
// |
---|
6 |
#ifndef _INTEL_BOTTOM_BOOT_MAP_H_ |
---|
7 |
#define _INTEL_BOTTOM_BOOT_MAP_H_ |
---|
8 |
|
---|
9 |
//----------------------------------------------------------------------------- |
---|
10 |
// |
---|
11 |
// Defines for Intel flash part |
---|
12 |
// |
---|
13 |
//----------------------------------------------------------------------------- |
---|
14 |
|
---|
15 |
#define PROGRAMBLOCK_SIZE_WORD16 0x1000 // 16-bit words |
---|
16 |
#define MAINBLOCK_SIZE_WORD16 0x8000 // 16-bit words |
---|
17 |
|
---|
18 |
#define PROGRAMBLOCK_SIZE_BYTES (PROGRAMBLOCK_SIZE_WORD16 * 2) |
---|
19 |
#define MAINBLOCK_SIZE_BYTES (MAINBLOCK_SIZE_WORD16 * 2) |
---|
20 |
|
---|
21 |
#define PROGRAMBLOCK_SIZE_QUADS (PROGRAMBLOCK_SIZE_WORD16 / 2) |
---|
22 |
#define MAINBLOCK_SIZE_QUADS (MAINBLOCK_SIZE_WORD16 / 2) |
---|
23 |
|
---|
24 |
#define MAINBLOCKS_BASE_OFFSET_BYTES 0x10000 |
---|
25 |
|
---|
26 |
#define FLASH_SIZE_BYTES 0x200000 // 2 MB |
---|
27 |
#define FLASH_SIZE_QUADS (FLASH_SIZE_BYTES / 4) |
---|
28 |
|
---|
29 |
|
---|
30 |
//----------------------------------------------------------------------------- |
---|
31 |
// |
---|
32 |
// memory map |
---|
33 |
// |
---|
34 |
// Small blocks (8 kbytes each) from 0 - 0xffff |
---|
35 |
// Large blocks (32 kbytes each) from 0x010000 - 0x1fffff |
---|
36 |
// |
---|
37 |
//----------------------------------------------------------------------------- |
---|
38 |
|
---|
39 |
// |
---|
40 |
// Fireworks 2.1 |
---|
41 |
// |
---|
42 |
#define DSP_EMERGENCY_IMAGE_OFFSET_BYTES_FW21 0x00140000 |
---|
43 |
#define ARM_IMAGE_OFFSET_BYTES_FW21 0x00100000 |
---|
44 |
#define DSP_IMAGE_OFFSET_BYTES_FW21 0x000C0000 |
---|
45 |
#define FPGA_IMAGE_OFFSET_BYTES_FW21 0x00080000 |
---|
46 |
#define BOOT_IMAGE_OFFSET_BYTES_FW21 0x00000000 |
---|
47 |
|
---|
48 |
#define SESSION_OFFSET_BYTES_FW21 0x00008000 |
---|
49 |
|
---|
50 |
#define ARM_IMAGE_OFFSET_QUADS_FW21 (ARM_IMAGE_OFFSET_BYTES_FW21/4) |
---|
51 |
#define DSP_IMAGE_OFFSET_QUADS_FW21 (DSP_IMAGE_OFFSET_BYTES_FW21/4) |
---|
52 |
#define BOOT_IMAGE_OFFSET_QUADS_FW21 (BOOT_IMAGE_OFFSET_BYTES_FW21/4) |
---|
53 |
|
---|
54 |
|
---|
55 |
// |
---|
56 |
// Fireworks 3 |
---|
57 |
// |
---|
58 |
#define FPGA_IMAGE_OFFSET_BYTES_FW3 0x00000000 |
---|
59 |
#define ARM_IMAGE_OFFSET_BYTES_FW3 0x00100000 |
---|
60 |
#define NAME_BLOCK_OFFSET_BYTES_FW3 0x001E0000 |
---|
61 |
#define SESSION_OFFSET_BYTES_FW3 0x001F0000 |
---|
62 |
|
---|
63 |
// |
---|
64 |
// Fireworks HDMI |
---|
65 |
// |
---|
66 |
#define FWHDMI_CLOCK_RATIOS_OFFSET_BYTES 0x00006000 |
---|
67 |
|
---|
68 |
|
---|
69 |
#endif // _INTEL_BOTTOM_BOOT_MAP_H_ |
---|
70 |
|
---|